

DATA SHEET

MODULETEK: AOC-QSFP-EDR-aaa.aaM-G2G2C

100G QSFP Active Optical Cable Transceiver

Overview

AOC-QSFP-EDR-aaa.aaM-G2G2C active optical cable transceiver is based on 100G Ethernet IEEE 802.3 standard and comply with SFF-8636 standard, providing a fast and reliable interface for 100G Ethernet. It provides four independent transmit and receive channels, each capable of 25 Gbps, with a total bandwidth of 100 Gbps, making it a high-performance, low-power, short-haul interconnect solution.

Product Features

- Supports 4-channel 25.78 Gbps bi-directional data links
- Compliant with IEEE 802.3
- Compliant with SFF-8636
- Hot-pluggable QSFP footprint
- 850 nm VCSEL array laser transmitter
- Built-in digital diagnostic functions
- Low power consumption (Operating power ≤ 2.0 W @ single-end)
- Single power supply 3.3 V
- RoHS compliant
- Supports operation without host FEC for lowest latency and minimal host power dissipation
- Maximum link length of 30 m on OM3 and 40 m on OM4 without host FEC
- Maximum link length of 50 m on OM3 and 70 m on OM4 with host Clause 74 (Firecode) FEC
- Maximum link length of 70 m on OM3 and 100 m on OM4 with host Clause 91 (RS) FEC
- Operating temperature range (Case Temperature) : 0 °C to 70 °C



Applications

- 100G Ethernet without host FEC
- 100G Ethernet with Firecode host FEC
- 100G Ethernet with RS host FEC
- InfiniBand EDR

Ordering Information

Part Number	Product ID	Description	Color on Clasp
AOC-QSFP-EDR-aaa.aaM-G2G2C	M005001	100G QSFP active optical cable	Beige
Notes: 1. Product ID is the abbreviated order number of our company's product standard model 2. Model AOC-QSFP-EDR-aaa.aaM-G2G2C, where aaa.aa M refers to the length of the AOC cable			
For more information or to order the above product, please contact: Email: sales@moduletek.com ModuleTek Website: www.moduletek.com			

General Specifications

Parameter	Symbol	Min	Typ	Max	Unit	Remarks
Line Rate (Per Channel)	BR		25.78		Gbps	
Bit Error Rate (no FEC mode)	BER			1×10^{-12}		1,2
Bit Error Rate (FC-FEC)	BER			1×10^{-8}		1,3
Bit Error Rate (RS-FEC)	BER			5×10^{-5}		1,4
Operating Temperature	T _C	0		70	°C	5
Storage Temperature	T _{STO}	-40		85	°C	6
Supply Current	I _{CC}			600	mA	7
Input Voltage	V _{CC}	3.13	3.3	3.46	V	
Maximum Voltage	V _{MAX}	-0.5		4	V	
Power Dissipation	P			2	W	
Product Weight			90.6		g/PCS	8
Fiber Optical Cable Weight			5.8		g/M	9

Notes:

1. Measured with line rate at 25.78 Gbps, PRBS 2³¹-1
2. This module requires no FEC on the host ports for operation at 25G
3. This module requires FC-FEC on the host ports for operation at 25G
4. This module requires RS-FEC on the host ports for operation at 25G
5. Case temperature
6. Ambient temperature
7. For electrical power interface
8. The weight of AOC-QSFP-EDR-1M-G2G2C
9. The weight of fiber optical cable per unit length

Electrical Characteristics - Transmitter

$V_{CC} = 3.13 \text{ V to } 3.46 \text{ V}, T_C$

Parameter	Symbol	Min	Typ	Max	Unit	Remarks
Input Differential Impedance	R_{IN}		100		Ω	
Differential Data Input Swing	V_{IN_PP}	180		1200	mV	
Transmitter Disable Voltage	V_D	2		V_{CC}	V	
Transmitter Enable Voltage	V_{EN}	V_{EE}		$V_{EE}+0.8$	V	

Electrical Characteristics - Receiver

$V_{CC} = 3.13 \text{ V to } 3.46 \text{ V}, T_C$

Parameter	Symbol	Min	Typ	Max	Unit	Remarks
Differential Output Swing	V_{OUT_PP}	300	600	850	mV	
Data Output Rise/Fall Time (20%-80%)	t_r/t_f	12			ps	
LOS Assert	V_{LOS_A}	2		V_{CC_HOST}	V	
LOS De-Assert	V_{LOS_D}	V_{EE}		$V_{EE}+0.8$	V	

Digital Diagnostic Function

AOC-QSFP-EDR-aaa.aaM-G2G2C supports the 2-wire serial communication protocol defined in SFF-8636, which provides access to digital diagnostic information through a 2-wire interface. The internal microcontroller unit provides real-time access to module operating parameters such as module temperature, laser bias current, transmit optical power, receive optical power and module supply voltage. The module implements the SFF-8636's alarm function, which alerts the user when specific operating parameters are out of normal range.

Digital Diagnostic Threshold Range				
Parameter	High Alarm	High Warning	Low Warning	Low Alarm
Temperature ($^{\circ}\text{C}$)	75.00 (4B00h)	70.00 (4600h)	0.00 (0000h)	-5.00 (FB00h)
Voltage (V)	3.63 (8DCCh)	3.46 (8728h)	3.13 (7A44h)	2.97 (7404h)
Bias Current (mA)	12.00 (1770h)	11.50 (1676h)	2.00 (03E8h)	1.00 (01F4h)
Tx Power (dBm)	3.40 (5575h)	2.40 (43E2h)	-8.40 (05A5h)	-9.40 (047Ch)
Rx Power (dBm)	3.40 (5575h)	2.40 (43E2h)	-10.30 (03A5h)	-11.30 (02E5h)

A0h Write Protection

Security Level 1 Password (Factory Value)		
Password Entry Bytes	Size	Value (hex)
A0h, 7Bh-7Eh	4	00 00 10 11

AOC-QSFP-EDR-aaa.aaM-G2G2C has the function of A0h write-protection. Transceiver need enter the security level 1 working state to write the contents of page 00h and page 02h of the device address A0h. The method to enter the security level 1 working state is to write the security level 1 password sequentially in the 7Bh-7Eh bytes of the device address A0h. After entering the security level 1, the user can modify the contents of the 7Fh page select byte of the device address A0h to write the contents of page 00h and page 02h. This version of the module supports users to modify the level 1 security password. To do so, the user must first enter security level 1, then write the new level 1 password into the registers 77h-7Ah (Password change entry) at device address A0h. The valid range for the new level 1 password is 00000000-7FFFFFFF (hex), and the most significant bit of the new password must be 0b.

A0h Memory Map Low 128 Bytes

Lower Memory Map (A0h)				
Byte	Size	Name	Description	Initial Value (hex)
0	1	Identifier	QSFP28	11
1	1	Revision Compliance	SFF-8636 Rev 2.10	08
2	1	Status	Bit7:3 = 00000: Reserved Bit2 = 0: Upper memory paged Bit1: Digital state of the IntL interrupt output pin Bit0: Data_Not_Ready	Variable
3	1	Channel Status LOS Flag	Tx/Rx LOS flag	Variable
4	1	Channel Status TX Adapt EQ Fault/Tx_Fault Flag	Bit7:4: This product does not support TX adapt EQ fault flag Bit3:0: Tx_Fault flag	Variable
5	1	Channel Status LOL Flag	Tx/Rx CDR LOL flag	Variable
6	1	Module Monitor Temperature Alarm/Warning Flag	Bit7:4: Temperature alarm/warning flag Bit3:2: Reserved Bit1: This product does not support TC readiness flag Bit0: initialization completion flag bit	Variable

7	1	Module Monitor Vcc Alarm/Warning Flag	Vcc alarm/warning flag	Variable
8	1	Vendor Specific	Vendor specific information	00
9-10	2	Channel Monitor Rx Power Alarm/Warning Flag	Rx power alarm/warning flag	Variable
11-12	2	Channel Monitor Tx Bias Alarm/Warning Flag	Tx bias alarm/warning flag	Variable
13-14	2	Channel Monitor Tx Power Alarm/Warning Flag	Tx power alarm/warning flag	Variable
15-18	4	Reserved	Reserved channel monitor flags	00 00 00 00
19-21	3	Vendor Specific	Vendor specific information	00 00 00
22-23	2	Module Monitor Temperature	Temperature diagnosis, unit is 1/256 °C	Variable
24-25	2	Reserved	Reserved	00 00
26-27	2	Module Monitor Voltage	Supply voltage diagnosis, unit is 100 uV	Variable
28-29	2	Reserved	Reserved	00 00
30-33	4	Vendor Specific	Vendor specific information	00 00 00 00
34-35	2	Channel Monitor Rx1 Power	Rx1 average receive power diagnosis, unit of 0.1 uW	Variable
36-37	2	Channel Monitor Rx2 Power	Rx2 average receive power diagnosis, unit of 0.1 uW	Variable
38-39	2	Channel Monitor Rx3 Power	Rx3 average receive power diagnosis, unit of 0.1 uW	Variable
40-41	2	Channel Monitor Rx4 Power	Rx4 average receive power diagnosis, unit of 0.1 uW	Variable
42-43	2	Channel Monitor Tx1 Bias	Tx1 bias current diagnosis, unit of 2 uA	Variable

44-45	2	Channel Monitor Tx2 Bias	Tx2 bias current diagnosis, unit of 2 uA	Variable
46-47	2	Channel Monitor Tx3 Bias	Tx3 bias current diagnosis, unit of 2 uA	Variable
48-49	2	Channel Monitor Tx4 Bias	Tx4 bias current diagnosis, unit of 2 uA	Variable
50-51	2	Channel Monitor Tx1 Power	Tx1 average optical power diagnosis, unit of 0.1 uW	Variable
52-53	2	Channel Monitor Tx2 Power	Tx2 average optical power diagnosis, unit of 0.1 uW	Variable
54-55	2	Channel Monitor Tx3 Power	Tx3 average optical power diagnosis, unit of 0.1 uW	Variable
56-57	2	Channel Monitor Tx4 Power	Tx4 average optical power diagnosis, unit of 0.1 uW	Variable
58-73	16	Reserved	Reserved	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
74-81	8	Vendor Specific	Vendor specific information	00 00 00 00 00 00 00 00
82-85	4	Reserved	Reserved	00 00 00 00
86	1	Control TxDisable	Bit7:4 = 0000: Reserved Bit3: Bit of channel4 laser disable control Bit2: Bit of channel3 laser disable control Bit1: Bit of channel2 laser disable control Bit0: Bit of channel1 laser disable control	00
87	1	Control Rx Rate Select	This product does not support this function, initialize to 00h	00
88	1	Control Tx Rate Select	This product does not support this function, initialize to 00h	00
89-92	4	Reserved	Reserved	00 00 00 00

93	1	Control Power	Bit7 = 0: Software reset implemented Bit6:4 = 000: Reserved Bit3 = 0: Default 0, high power class(Class 8) implemented Bit2 = 0: Default 0, high power class(Class 5-7) implemented Bit1 = 0: Default 0, Low power mode(Class 1) implemented Bit0 = 0: Default 0, Software power management enable	00
94-97	4	Reserved	Reserved	00 00 00 00
98	1	Control Tx/Rx CDR	Bit7 = 1: Channel4 Tx CDR on Bit6 = 1: Channel3 Tx CDR on Bit5 = 1: Channel2 Tx CDR on Bit4 = 1: Channel1 Tx CDR on Bit3 = 1: Channel4 Rx CDR on Bit2 = 1: Channel3 Rx CDR on Bit1 = 1: Channel2 Rx CDR on Bit0 = 1: Channel1 Rx CDR on	FF
99	1	Control LP/TxDis, IntL/LOSL	Bit7:2 = 000000: Reserved Bit1: LPMode/TxDis input signal control Bit0: IntL/LOSL output signal control	00
100	1	Mask Tx/Rx LOS	Masking Tx/Rx LOS	00
101	1	Mask Tx Adapt EQ Fault/Tx Fault	Bit7:4: This product does not support mask Tx adapt EQ fault Bit3:0: Masking Tx fault	00
102	1	Mask Tx/Rx CDR LOL	Masking Tx/Rx CDR LOL	00
103	1	Mask Temperature Alarm/Warning	Masking temperature alarm/warning	00
104	1	Mask Vcc Alarm/Warning	Masking voltage alarm/warning	00
105-106	2	Vendor Specific	Vendor specific information	00 00
107	1	Max Power Consumption	Maximum power consumption of module 2.0 W, unit of 0.1 W	14
108-109	2	Propagation Delay	This product does not support this function, initialize to 00h	00 00
110	1	Free Side Device Properties	Bit7:4 = 0000: Power 1.5 W or higher Bit3 = 1: The far-end is managed and complies with SFF-8636 Bit2:0 = 000: 3.3 V	08
111-112	2	Assigned for use by PCI Express	This product does not support this function, initialize to 00h	00 00

113	1	Free Side Device Properties	Bit7 = 0: Reserved Bit6:4 = 001: Single far-end with 4 channels implemented Bit3:0 = 0000: Near-End implementation	10
114	1	Use by microQSFP	This product does not support this function, initialize to 00h	00
115	1	ModSell wait time	This product does not support this function, initialize to 00h	00
116	1	Secondary Extended Spec Compliance	100G Base AOC. Providing a worst BER of 1×10^{-12}	18
117-118	2	Reserved	Reserved	00 00
119-122	4	Password Change Entry Area (optional)	Modify security level 1 password entry, power-up default 00000000 (hex); readback not supported after writing	00 00 00 00
123-126	4	Password Entry Area (optional)	Security level 1 password entry, power-up default 00000000 (hex); readback not supported after writing	00 00 00 00
127	1	Page Select Byte	Page selection, select A0h high 128 bytes page	00

A0h Memory Map High 128 Bytes

Upper Memory Map Page 00h				
Byte	Size	Name	Description	Initial Value (hex)
128	1	Identifier	QSFP28	11
129	1	Ext. Identifier	Bit7:6 = 01: Power Class 2 module (≤ 2.0 W) Bit5 = 0: Power Class 8 not implemented Bit4 = 0: No CLEI code Bit3 = 1: Tx with CDR function Bit2 = 1: Rx with CDR function Bit1:0 = 00: Power Classes 1 to 4	4C
130	1	Connector Type	No separable connector	23
131-138	8	Specification Compliance	100G Base AOC. Providing a worst BER of 1×10^{-12}	80 00 00 00 00 00 00 00
139	1	Encoding	NRZ	03
140	1	Nominal bit rate	Unit is 100 Mbps	FF
141	1	Extended Rate Select Compliance	No rate selection function	00

142	1	Length (SMF)	SMF transmission distance, unit of 1 km	00
143	1	Length (OM3 50 um)	OM3 transmission distance, unit of 2 m	00
144	1	Length (OM2 50 um)	OM2 transmission distance, unit of 1 m	00
145	1	Length (OM1 62.5 um)	OM1 transmission distance, unit of 1 m	00
146	1	Length(Active Cable or Copper)	Cable length, unit of 1 m	According to customer needs
147	1	Device technology	Bit7:4 = 0000: 850 nm VCSEL Bit3 = 0: No wavelength control Bit2 = 0: Uncooled transmitter device Bit1 = 0: Pin detector Bit0 = 0: Transmitter not tunable	00
148-163	16	Vendor name	MODULETEK	4D 4F 44 55 4C 45 54 45 4B 20 20 20 20 20 20 20
164	1	Extended Module	InfiniBand applications are supported	10
165-167	3	Vendor OUI	IEEE company identifier for the vendor	00 00 00
168-183	16	Vendor PN	Vendor Part Number	ASCII Format
184-185	2	Vendor rev	Vendor Part Revision Number	Defined by vendor
186-187	2	Wavelength	Undefined	00 00
188-189	2	Wavelength tolerance	Undefined	00 00
190	1	Max case temp	Max case temp is 70 °C, unit of °C	46
191	1	CC_BASE	Check sum of bytes 128-190	Defined by vendor
192	1	Extended Specification Compliance Codes	100G Base AOC. Providing a worst BER of 1×10^{-12}	18

193	1	Options	<p>Bit7 = 0: Reserved</p> <p>Bit6 = 1: LPMode/TxDis input signal is configurable using byte 99, bit 1</p> <p>Bit5 = 1: IntL/RxLOSL output signal is configurable using byte 99, bit 0</p> <p>Bit4 = 0: Tx input adaptive equalizers freeze capable not implemented</p> <p>Bit3 = 0: Tx input equalizers auto-adaptive capable not implemented</p> <p>Bit2 = 1: Tx input equalizers fixed-programmable implemented</p> <p>Bit1 = 1: Rx output emphasis fixed-programmable implemented</p> <p>Bit0 = 1: Rx output amplitude fixed-programmable implemented</p>	67
194	1	Options	<p>Bit7 = 1: Tx CDR On/Off control implemented</p> <p>Bit6 = 1: Rx CDR On/Off control implemented</p> <p>Bit5 = 1: Tx CDR loss of lock (LOL) flag implemented</p> <p>Bit4 = 1: Rx CDR loss of lock (LOL) flag implemented</p> <p>Bit3 = 1: Rx squelch disable implemented</p> <p>Bit2 = 1: Rx output disable capable implemented</p> <p>Bit1 = 1: Tx squelch disable implemented</p> <p>Bit0 = 1: Tx squelch implemented</p>	FF
195	1	Options	<p>Bit7 = 1: Memory page 02h provided</p> <p>Bit6 = 0: Memory page 01h not provided</p> <p>Bit5 = 0: Rate selection function not implemented</p> <p>Bit4 = 1: Tx_DISABLE implemented</p> <p>Bit3 = 1: Tx_FAULT signal implemented</p> <p>Bit2 = 0: Tx squelch implemented to reducing by OMA</p> <p>Bit1 = 1: Tx los of signal implemented</p> <p>Bit0 = 0: Pages 20-21h not implemented</p>	9A
196-211	16	Vendor SN	Vendor part serial number	Defined by vendor
212-219	8	Date Code	Date	Defined by vendor
220	1	Diagnostic Monitoring Type	<p>Bit7:6 = 00: Reserved</p> <p>Bit5 = 1: Temperature monitoring implemented</p> <p>Bit4 = 1: Supply voltage monitoring implemented</p> <p>Bit3 = 1: Received power measurements type is average power</p> <p>Bit2 = 1: Transmitter power measurement supported</p> <p>Bit1:0 = 00: Reserved</p>	3C

221	1	Enhanced Options	Bit7:5 = 000: Reserved Bit4 = 1: The initialization complete flag at byte 6 bit 0 is implemented Bit3 = 0: Does not support rate selection Bit2 = 0: This bit is reserved and reads 0 Bit1 = 0: TC readiness flag not implemented Bit0 = 1: Software reset is implemented. Use byte 93, bit 7	11
222	1	BR, nominal	Nominal baud rate, unit of 250 Mbps	68
223	1	CC_EXT	Check sum of bytes 192-222	Defined by vendor
224-255	32	Vendor Specific	Vendor specific information	Defined by vendor
Upper Memory Map Page 02h				
Byte	Size	Name	Description	Initial Value (hex)
128-255	128	User-writable EEPROM	User defined, readable and writeable under security level 1	User-defined
Upper Memory Map Page 03h				
Byte	Size	Name	Description	Initial Value (hex)
128-129	2	Temp High Alarm	Temperature high alarm	See Table of Threshold Ranges
130-131	2	Temp Low Alarm	Temperature low alarm	See Table of Threshold Ranges
132-133	2	Temp High Warning	Temperature high warning	See Table of Threshold Ranges
134-135	2	Temp Low Warning	Temperature low warning	See Table of Threshold Ranges
136-143	8	Reserved	Reserved	00 00 00 00 00 00 00 00
144-145	2	Vcc High Alarm	Voltage high alarm	See Table of Threshold Ranges

146-147	2	Vcc Low Alarm	Voltage low alarm	See Table of Threshold Ranges
148-149	2	Vcc High Warning	Voltage high warning	See Table of Threshold Ranges
150-151	2	Vcc Low Warning	Voltage low warning	See Table of Threshold Ranges
152-159	8	Reserved	Reserved	00 00 00 00 00 00 00 00
160-175	16	Vendor Specific	Vendor specific information	Defined by vendor
176-177	2	Rx Power High Alarm	Rx power high alarm	See Table of Threshold Ranges
178-179	2	Rx Power Low Alarm	Rx power low alarm	See Table of Threshold Ranges
180-181	2	Rx Power High Warning	Rx power high warning	See Table of Threshold Ranges
182-183	2	Rx Power Low Warning	Rx power low warning	See Table of Threshold Ranges
184-185	2	Tx Bias High Alarm	Tx bias current high alarm	See Table of Threshold Ranges
186-187	2	Tx Bias Low Alarm	Tx bias current low alarm	See Table of Threshold Ranges
188-189	2	Tx Bias High Warning	Tx bias current high warning	See Table of Threshold Ranges
190-191	2	Tx Bias Low Warning	Tx bias current low warning	See Table of Threshold Ranges

192-193	2	Tx Power High Alarm	Tx power high alarm	See Table of Threshold Ranges
194-195	2	Tx Power Low Alarm	Tx power low alarm	See Table of Threshold Ranges
196-197	2	Tx Power High Warning	Tx power high warning	See Table of Threshold Ranges
198-199	2	Tx Power Low Warning	Tx power low warning	See Table of Threshold Ranges
200-207	8	Reserved	Reserved	00 00 00 00 00 00 00 00
208-215	8	Reserved	Reserved	00 00 00 00 00 00 00 00
216-223	8	Vendor Specific	Vendor specific information	Defined by vendor
224	1	Tx EQ, Rx Emphasis Magnitude ID	Bit7:4 = 1010: Max Tx input equalization supported Bit3:0 = 0111: Max Rx output emphasis supported	A7
225	1	Rx output amplitude support indicators	Bit7:6 = 00: Reserved Bit5:4 = 00: Peak-to-peak amplitude stays constant Bit3:0 = 1111: Rx output amplitude supported	0F
226	1	Control options advertising	Reserved	00
227	1	Control options advertising	Bit7 = 0: This product does not support controllable host-side FEC Bit6 = 0: This product does not support controllable media-side FEC support Bit5:4 = 00: Reserved Bit3 = 1: Tx force squelch implemented Bit2 = 0: RxLOSL fast mode is not supported Bit1 = 1: Complies with timing requirements of SFF-8679 optional TxDis fast mode Bit0 = 0: Reserved	0A
228	1	Control options advertising	This product does not support maximum TC stabilization time, initialize to 00h	00


229	1	Control options advertising	This product does not support maximum CTLE settling time, initialize to 00h	00
230	1	Optional Channel Controls	Bit7 = 0: This product does not support host-side FEC Bit6 = 0: This product does not support media-side FEC Bit5:0 = 000000: Reserved	00
231	1	Optional Channel Controls	Bit7:4 = 0000: Reserved Bit3 = 0: Tx4 force squelch Bit2 = 0: Tx3 force squelch Bit1 = 0: Tx2 force squelch Bit0 = 0: Tx1 force squelch	00
232	1	Optional Channel Controls	Reserved	00
233	1	Optional Channel Controls	This product does not support controls to freeze Tx input adaptive equalizers, initialize to 00h	00
234	1	Optional Channel Controls	Bit7:4 = 0100: Tx1 input equalizer control Bit3:0 = 0100: Tx2 input equalizer control	44
235	1	Optional Channel Controls	Bit7:4 = 0100: Tx3 input equalizer control Bit3:0 = 0100: Tx4 input equalizer control	44
236	1	Optional Channel Controls	Bit7:4 = 0010: Rx1 output emphasis control Bit3:0 = 0010: Rx2 output emphasis control	22
237	1	Optional Channel Controls	Bit7:4 = 0010: Rx3 output emphasis control Bit3:0 = 0010: Rx4 output emphasis control	22
238	1	Optional Channel Controls	Bit7:4 = 0001: Rx1 output amplitude Bit3:0 = 0001: Rx2 output amplitude	11
239	1	Optional Channel Controls	Bit7:4 = 0001: Rx3 output amplitude Bit3:0 = 0001: Rx4 output amplitude	11
240	1	Optional Channel Controls	Bit7:4 = 0000: Rx4-Rx1 squelch enable Bit3:0 = 0000: Tx4-Tx1 squelch enable	00
241	1	Optional Channel Controls	Bit7:4 = 0000: Rx4-Rx1 output enable Bit3:0 = 0000: Tx4-Tx1 input adaptive equalizers disable	00
242-243	2	Channel Monitor Masks	Masking bit for Rx power alarm/warning	00 00

244-245	2	Channel Monitor Masks	Masking bit for Tx bias current alarm/warning	00 00
246-247	2	Channel Monitor Masks	Masking bit for Tx power alarm/warning	00 00
248-249	2	Channel Monitor Masks	Reserved	00 00
250-251	2	Channel Monitor Masks	Reserved	00 00
252-255	4	Reserved	Reserved	00 00 00 00

Notes:

1. The alarm threshold information can be modified according to the customer's definition, please contact us if you have any modification requirements

Block Diagram of Transceiver



Functions Description

AOC-QSFP-EDR-aaa.aaM-G2G2C module is manufactured by COB (Chip on Board) process and consists of a microcontroller, a transmitter side optical engine and a receiver side optical engine. The module has built-in clock and data recovery functions, and the operating rate of the built-in CDR at the transmitter and receiver is: 25.5 Gbps-26 Gbps. If you need another version of the rate range, you can contact us for special customization.

The microcontroller communicates with the host via a 2-wire serial communication interface and provides module control, status reporting, and monitoring (DOM) functions in accordance with the SFF-8636 standard.

The transmitter side optical engine consists of a 4-channel clock data recovery circuit (CDR) and 4-channel laser driver circuit (LD), a 4-channel VCSEL laser array. The high-speed differential electrical signals output from the host is restored and shaped by the CDR. The restored electrical signal send to the laser driver and drive the VCSEL lasers to generate optical signals. The optical signals are coupled into the optical fiber through an optical lens.


The receiver side optical engine consists of a 4-channel clock data recovery circuit (CDR) and 4-channel signal amplifier (TIA/LA), a 4-channel photodiode (PIN) array. The optical signal in the optical fiber is coupled through an optical lens to the receiving photodiode (PIN), where it is converted into a photocurrent. The photocurrent signal is amplified by the TIA/LA amplifier, and then sent to the CDR circuit for retiming, and finally transmitted to the host in the form of high-speed differential signal. The microcontroller reads the signal strength (modulation amplitude) received by the photodiode and reports a loss of the received signal if it is below a set threshold.

Both the transmitter and receiver have the squelch function. When the transmitter side has a signal input, the oscilloscope shows the waveform of the output optical signal as an eye diagram shape, and when there is no signal input, the oscilloscope shows the waveform of the output optical signal as a straight line. When the receiver side has a signal input, the oscilloscope shows the waveform of the output electrical signal as an eye diagram shape, and when there is no signal input, the oscilloscope shows the waveform of the output electrical signal as a straight line.

Optical Cable Details

Parameter	Min	Typ	Max	Unit	Remarks
Jacket Material		LSZH			
Jacket Color		Aqua Green			Other colors available on request
Flammability Rating		OFN			Other ratings available on request
Outer Diameter	2.8	3.0	3.2	mm	
Tensile Load (Short Term)			200	N	
Tensile Load (Long Term)			100	N	
Crush Resistance	10			N/mm	IEC 60794-1-21
Impact Resistance	0.5			N•m	IEC 60794-1-21
Flexing	300			Cycles	IEC 60794-1-21
Twist Bend					IEC 60794-1-21
Cable to QSFP+ Plug Connection			90	N	
Bend Radius (Short Term)	25			mm	
Bend Radius (Long Term)	30			mm	


Dimensions






ALL DIMENSIONS ARE ±0.2 mm UNLESS OTHERWISE SPECIFIED
UNIT: mm

Electrical Pad Layout

Top View of Board



Bottom View of Board



Pin Assignment

PIN #	Symbol	Description	Remarks
1	GND	Ground	5
2	Tx2n	Transmitter Inverted Data Input, Lane2	
3	Tx2p	Transmitter Non-Inverted Data Input, Lane2	
4	GND	Ground	5
5	Tx4n	Transmitter Inverted Data Input, Lane4	
6	Tx4p	Transmitter Non-Inverted Data Input, Lane4	
7	GND	Ground	5
8	ModSelL	Module select pin, the module responds to two-wire serial communication when low level	1
9	ResetL	Module Reset	2
10	V _{cc} R _X	+3.3 V Power Supply Receiver	
11	SCL	2-wire serial interface clock	
12	SDA	2-wire serial interface data	
13	GND	Ground	5
14	Rx3p	Receiver Non-Inverted Data Output, Lane3	
15	Rx3n	Receiver Inverted Data Output, Lane3	
16	GND	Ground	5
17	Rx1p	Receiver Non-Inverted Data Output, Lane1	
18	Rx1n	Receiver Inverted Data Output, Lane1	
19	GND	Ground	5
20	GND	Ground	5
21	Rx2n	Receiver Inverted Data Output, Lane2	
22	Rx2p	Receiver Non-Inverted Data Output, Lane2	
23	GND	Ground	5
24	Rx4n	Receiver Inverted Data Output, Lane4	
25	Rx4p	Receiver Non-Inverted Data Output, Lane4	
26	GND	Ground	5
27	ModPrsL	Module insertion indication pin, grounded inside the module	
28	IntL	Interrupt	4
29	V _{cc} T _X	+3.3 V Power Supply transmitter	
30	V _{cc} 1	+3.3 V Power Supply	
31	LPMODE	Low power mode, pull-up to Vcc inside the module	3
32	GND	Ground	5

33	Tx3p	Transmitter Non-Inverted Data Input, Lane3	
34	Tx3n	Transmitter Inverted Data Input, Lane3	
35	GND	Ground	5
36	Tx1p	Transmitter Non-Inverted Data Input, Lane1	
37	Tx1n	Transmitter Inverted Data Input, Lane1	
38	GND	Ground	5

Notes:

1. ModSelL is the input pin. The module responds to 2-wire serial communication commands when it is held low by the host. ModSelL allows multiple QSFP modules to be used on a single 2-wire interface bus. If ModSelL is High, the module will not respond to any 2-wire interface communication from the host. ModSelL has internal pull-up resistors in the module
2. The module restart pin, when the low level on the ResetL pin lasts longer than the minimum pulse length, resets the module and restores all user modules to their default state. When performing reset device, the host should ignore all status bits. Until the module reset interrupt is completed, please note that during hot plugging, the module will issue this information to complete the reset interrupt without resetting
3. When the pin is high, it means that the module is running in low power mode and the transmitter will be turned off; when the pin is low, it means that the module is running in non-low power mode and the module works normally
4. IntL is the output pin, which is the open collector output and must be pulled up to Vcc on the motherboard. When it is low, it indicates that the module may malfunction. The host uses a 2-wire serial interface to read internal status
5. Circuit ground is internally isolated from chassis ground

References

1. IEEE Std 802.3
2. SFF-8636 Specification for Management Interface for 4-lane Modules and Cables